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Abstract

In sub-micron CMOS design, non-minimum length transistors
offer the possibility of achieving excellent leakage control without the disadvantages of other known leakage control techniques.
Preliminary analyses indicate that one can expect leakage reduction by a factor of at least 100 (and possibly orders of magnitude
higher) with only modest increases in circuit area and switched
capacitance. This paper briefly reviews related leakage cor~trol
techniques, describes the McCMOS technique, and presents :simulation results that are indicative of the performance of the technique.
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1

Introduction

The most aggressive high performance CMOS designs today require extremely short channel transistors and low supply voltages close to 1V and
lower in order to achieve maximum performance while keeping power and
heat dissipation down to acceptable levels. A side effect of this progress
has been the unavoidable use of low threshold transistors resulting in vastly
increased leakage currents. Low power supply voltages force us t o use low
threshold voltages in order to maintain performances since propagation delay is roughly proportional to

v

rhD~~,Te

for short channel devices. In addi-

tion, short channel lengths naturally lead to low threshold voltage:; that are
also subject t o considerable variation due to variations in dopant quantities. I'vloreover, drain induced barrier lowering (VTHreduction proportional
to IfDs) and dopant variations become more and more pronounced as channe s are shortened. We propose the use of multiple channel lengths as a
means of alleviating the large leakage currents that result from short channel
effects.
We have only been able t o identify one previous application of multiple
channel length CMOS design [ I ] , but it was intended for multiple voltage
apl>lications not leakage control. The voltages involved were 5V and 3.3V,
supply voltages for which low threshold voltages and leakage control are not

required. Researchers have docunlented other leakage control techniques that
involve process nlodifications or use of bias voltages. One very effective approach is the MTCNIOS (Multiple Threshold voltage CMOS) technique developed by Mutoh and others [8,9]. In Mutoh's work, high and low threshold
voltage devices are achieved by additional processing steps so as to obtain
different doping levels in the channel of each transistor. The high threshold
clfvices are placed between the power rails and the remaining lower threshold circuitry. When the high threshold devices are turned off (only during
periods when the circuit is idle), leakage through the affected circuitry is
reduced by orders of magnitude. Mutoh shows that the leakage ol' the high
threshold device is on the order of

of the leakage of a same sized low

threshold device. Other techniques include control of threshold voltage by
means of substrate bias [6, Fj], or by biasing the transistor source terminal [lo]
t o obtain I,kS < 0 and a slight increase in threshold voltage.

2

McCMOS Technique

We propose to use increased channel lengths wherever needed to colntrol leakage current. The effect of channel length on threshold voltage (and leakage)
has been well documented [7.2], demonstrating that VTHdecreases rapidly as
efrective channel length ( L E P Fis) reduced. Usually this is viewed as a challenge to overcome in an effort t o produce smaller devices. We propose that
this behavior be exploited, where appropriate, t o increase threshold voltage
and lower leakage.
Figures 1 , 2, and 3 present simulation results which demon:;trate the
savings possible when channel lengths are increased. All of the transistors
~
indicated were simulated in HSPICE using a BSIM model for a 0 . 5 MOSIS
process. The flat band voltage (VFBO)
was adjusted t o simulate the effect of
a reduced threshold voltage (approximately 0.25V). Three graph:; are presented. Figure 1 presents IDSvs. VDsgiven

IkS = 1..5V. This graph is used

t o illustrate the relative current drive capabilities for the device dimerlsions
t o be compared. Figure 2 presents the subthreshold characteristic of each
device. Here we can see the impace of LEFFon the subthresholcll current.
Figure 3 presents the IDS of each device divided by the IDS for the reference device (W=3u, L=0.5u). In the region where VGs < I/TH, this graph
indicates the factor of leakage savings (relative t o a 3u/0.5u device). We see

that by increasing channel length alone from 0.511 to l u , we obtain a leakage
sa,vings ratio on the order of 2.50 while reducing current drive bj. about

i.

Increasing width to compensate for performance loss still allows 11s a 100
fold leakage improvement. The curves for a W =

1221, L

= 4tr device show us

that much greater savings are possible if we can tolerate the cost in area and
capacitance. We anticipate much greater savings for smaller technologies on
and lower for which the DIBL effect is more severe than at
the order of 0 . 2 ~
0.3~.

Figure 1: I-V curves for different transistor dimensions

9

l?igure 2: Subthreshold cha.ra.cteristic for different transistor dimlensions
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Leakage Savings Ratio (Idslldsref) vs. Vgs with Vds=l.SV
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Figure 3: Leakage savings ratios relative to 3u/0.5u transistor
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From these graphs, we propose two design principles to exploit the channel
length vs. leakage relationship.

In the non-critical path of a circuit we should increase the channel
length of at least one transistor (preferably one with a high probabilit-y
of being turned off) in each possible current path between IfDu and
ground.
In critical paths, apply the same technique but increase transistor width
as necessary t o maintain performance.

Clearly there are costs (area and switched capacitance) invo1vr.d in this
technique, but they are modest in comparison t o other known techniques.
Area costs should be no more than MTCMOS which requires the insertion of
wide leakage control transistors. Area costs also should be mitigatt:d by the
fact that the channel area of any single transistor in the pull down or pull
u p path of a CMOS gate is a small fraction of the total gate area. Switching
capacitance will also increase due to larger gates on some transistors. However, McCMOS is intended for operating conditions for which leakage power
(in the absence of leakage control) can equal or exceed switching power. Under such conditions, leakage power savings should far exceed the increase in
switching power.

T h e chief advantage of McCMOS over other leakage control techniques is
simplicity. One merely needs t o lengthen the drawn channel length of selected
tri~nsistors.This can be accomplished with existing CAD tools and existing
single l/THprocesses. Other techniques require either additional processing
steps or additional bias control circuitry that would not otherwise be needed
foi. CMOS design. Another significant advantage of McCMOS is the ability
t o reduce leakage during both active and idle periods of circuit operation.

3

Summary

We propose McCMOS, a technique to control leakage by means of' multiple
transistor channel lengths. Our preliminary results show that this technique
offers leakage savings comparable t o other more costly technique:; without
requirement for process changes or bias control circuitry. Furthernlore, McCRdOS makes it convenient t o control leakage even when a circuit is active. It
is c:xpected t h a t the benefits of this technique will only increase as ininimum
feature sizes continue t o shrink.
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